ref: a1e3f35842de92b526422af05360c84cf233f07f
dir: /src/levels.h/
/*
* Copyright © 2018, VideoLAN and dav1d authors
* Copyright © 2018, Two Orioles, LLC
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* 1. Redistributions of source code must retain the above copyright notice, this
* list of conditions and the following disclaimer.
*
* 2. Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
* ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef DAV1D_SRC_LEVELS_H
#define DAV1D_SRC_LEVELS_H
#include <stdint.h>
#include "dav1d/headers.h"
enum ObuType {
OBU_SEQ_HDR = 1,
OBU_TD = 2,
OBU_FRAME_HDR = 3,
OBU_TILE_GRP = 4,
OBU_METADATA = 5,
OBU_FRAME = 6,
OBU_REDUNDANT_FRAME_HDR = 7,
OBU_PADDING = 15,
};
enum ObuMetaType {
OBU_META_HDR_CLL = 1,
OBU_META_HDR_MDCV = 2,
OBU_META_SCALABILITY = 3,
OBU_META_ITUT_T35 = 4,
OBU_META_TIMECODE = 5,
};
enum TxfmSize {
TX_4X4,
TX_8X8,
TX_16X16,
TX_32X32,
TX_64X64,
N_TX_SIZES,
};
enum BlockLevel {
BL_128X128,
BL_64X64,
BL_32X32,
BL_16X16,
BL_8X8,
N_BL_LEVELS,
};
enum RectTxfmSize {
RTX_4X8 = N_TX_SIZES,
RTX_8X4,
RTX_8X16,
RTX_16X8,
RTX_16X32,
RTX_32X16,
RTX_32X64,
RTX_64X32,
RTX_4X16,
RTX_16X4,
RTX_8X32,
RTX_32X8,
RTX_16X64,
RTX_64X16,
N_RECT_TX_SIZES
};
enum TxfmType {
DCT_DCT, // DCT in both horizontal and vertical
ADST_DCT, // ADST in vertical, DCT in horizontal
DCT_ADST, // DCT in vertical, ADST in horizontal
ADST_ADST, // ADST in both directions
FLIPADST_DCT,
DCT_FLIPADST,
FLIPADST_FLIPADST,
ADST_FLIPADST,
FLIPADST_ADST,
IDTX,
V_DCT,
H_DCT,
V_ADST,
H_ADST,
V_FLIPADST,
H_FLIPADST,
N_TX_TYPES,
WHT_WHT = N_TX_TYPES,
N_TX_TYPES_PLUS_LL,
};
enum TxfmTypeSet {
TXTP_SET_DCT,
TXTP_SET_DCT_ID,
TXTP_SET_DT4_ID,
TXTP_SET_DT4_ID_1D,
TXTP_SET_DT9_ID_1D,
TXTP_SET_ALL,
TXTP_SET_LOSSLESS,
N_TXTP_SETS
};
enum TxClass {
TX_CLASS_2D,
TX_CLASS_H,
TX_CLASS_V,
};
enum IntraPredMode {
DC_PRED,
VERT_PRED,
HOR_PRED,
DIAG_DOWN_LEFT_PRED,
DIAG_DOWN_RIGHT_PRED,
VERT_RIGHT_PRED,
HOR_DOWN_PRED,
HOR_UP_PRED,
VERT_LEFT_PRED,
SMOOTH_PRED,
SMOOTH_V_PRED,
SMOOTH_H_PRED,
PAETH_PRED,
N_INTRA_PRED_MODES,
CFL_PRED = N_INTRA_PRED_MODES,
N_UV_INTRA_PRED_MODES,
N_IMPL_INTRA_PRED_MODES = N_UV_INTRA_PRED_MODES,
LEFT_DC_PRED = DIAG_DOWN_LEFT_PRED,
TOP_DC_PRED,
DC_128_PRED,
Z1_PRED,
Z2_PRED,
Z3_PRED,
FILTER_PRED = N_INTRA_PRED_MODES,
};
enum InterIntraPredMode {
II_DC_PRED,
II_VERT_PRED,
II_HOR_PRED,
II_SMOOTH_PRED,
N_INTER_INTRA_PRED_MODES,
};
enum BlockPartition {
PARTITION_NONE, // [ ] <-.
PARTITION_H, // [-] |
PARTITION_V, // [|] |
PARTITION_SPLIT, // [+] --'
PARTITION_T_TOP_SPLIT, // [⊥] i.e. split top, H bottom
PARTITION_T_BOTTOM_SPLIT, // [т] i.e. H top, split bottom
PARTITION_T_LEFT_SPLIT, // [-|] i.e. split left, V right
PARTITION_T_RIGHT_SPLIT, // [|-] i.e. V left, split right
PARTITION_H4, // [Ⲷ]
PARTITION_V4, // [Ⲽ]
N_PARTITIONS,
N_SUB8X8_PARTITIONS = PARTITION_T_TOP_SPLIT,
};
enum BlockSize {
BS_128x128,
BS_128x64,
BS_64x128,
BS_64x64,
BS_64x32,
BS_64x16,
BS_32x64,
BS_32x32,
BS_32x16,
BS_32x8,
BS_16x64,
BS_16x32,
BS_16x16,
BS_16x8,
BS_16x4,
BS_8x32,
BS_8x16,
BS_8x8,
BS_8x4,
BS_4x16,
BS_4x8,
BS_4x4,
N_BS_SIZES,
};
enum Filter2d { // order is horizontal, vertical
FILTER_2D_8TAP_REGULAR,
FILTER_2D_8TAP_REGULAR_SMOOTH,
FILTER_2D_8TAP_REGULAR_SHARP,
FILTER_2D_8TAP_SHARP_REGULAR,
FILTER_2D_8TAP_SHARP_SMOOTH,
FILTER_2D_8TAP_SHARP,
FILTER_2D_8TAP_SMOOTH_REGULAR,
FILTER_2D_8TAP_SMOOTH,
FILTER_2D_8TAP_SMOOTH_SHARP,
FILTER_2D_BILINEAR,
N_2D_FILTERS,
};
enum MVJoint {
MV_JOINT_ZERO,
MV_JOINT_H,
MV_JOINT_V,
MV_JOINT_HV,
N_MV_JOINTS,
};
enum InterPredMode {
NEARESTMV,
NEARMV,
GLOBALMV,
NEWMV,
N_INTER_PRED_MODES,
};
enum CompInterPredMode {
NEARESTMV_NEARESTMV,
NEARMV_NEARMV,
NEARESTMV_NEWMV,
NEWMV_NEARESTMV,
NEARMV_NEWMV,
NEWMV_NEARMV,
GLOBALMV_GLOBALMV,
NEWMV_NEWMV,
N_COMP_INTER_PRED_MODES,
};
enum CompInterType {
COMP_INTER_NONE,
COMP_INTER_WEIGHTED_AVG,
COMP_INTER_AVG,
COMP_INTER_SEG,
COMP_INTER_WEDGE,
};
enum InterIntraType {
INTER_INTRA_NONE,
INTER_INTRA_BLEND,
INTER_INTRA_WEDGE,
};
typedef struct mv {
int16_t y, x;
} mv;
enum MotionMode {
MM_TRANSLATION,
MM_OBMC,
MM_WARP,
};
#define QINDEX_RANGE 256
typedef struct Av1Block {
uint8_t bl, bs, bp;
uint8_t intra, seg_id, skip_mode, skip, uvtx;
union {
struct {
uint8_t y_mode, uv_mode, tx, pal_sz[2];
int8_t y_angle, uv_angle, cfl_alpha[2];
}; // intra
struct {
int8_t ref[2];
uint8_t comp_type, wedge_idx, mask_sign, inter_mode, drl_idx;
uint8_t interintra_type, interintra_mode, motion_mode;
uint8_t max_ytx, filter2d;
uint16_t tx_split[2];
mv mv[2];
}; // inter
};
} Av1Block;
#endif /* DAV1D_SRC_LEVELS_H */