ref: dde3628d54073e0569bf565e6ec861e42cfa35f6
dir: /sys/src/cmd/vmx/io.c/
#include <u.h>
#include <libc.h>
#include <thread.h>
#include <draw.h>
#include <cursor.h>
#include <mouse.h>
#include "dat.h"
#include "fns.h"
uchar cmos[0x30] = {
[1] 0xff, [3] 0xff, [5] 0xff,
[0xa] 0x26,
[0xb] 1<<1,
[0xd] 1<<7, /* cmos valid */
[0xf] 0x56, /* cmos tests pass */
[0x11] 0x80, /* mouse enabled */
[0x14] 0x2e, /* cga 80-column */
[0x2d] 0x1c, /* caches + fpu enabled */
};
static vlong rtcnext = -1;
static uchar
bcd(uchar m, uchar c)
{
return (m & 1) != 0 ? c : c / 10 << 4 | c % 10;
}
void
rtcadvance(void)
{
vlong t;
if(rtcnext != -1){
t = nanosec();
if(t >= rtcnext){
cmos[0xc] |= 0x40;
rtcnext = -1;
}else
settimer(rtcnext);
}
irqline(8, (cmos[0xc] & cmos[0xb] & 0x70) != 0);
}
static void
rtcset(void)
{
vlong t, b;
int d;
rtcadvance();
if((cmos[0xa] >> 4) > 2 || (cmos[0xa] & 15) == 0 || (cmos[0xc] & 0x40) != 0){
rtcnext = -1;
return;
}
switch(cmos[0xa]){
case 0x21: d = 12; break;
case 0x22: d = 13; break;
default: d = 4 + (cmos[0xa] & 0xf);
}
b = (1000000000ULL << d) / 1048576;
t = nanosec();
rtcnext = t + b - t % b;
settimer(rtcnext);
}
static u32int
rtcio(int isin, u16int port, u32int val, int sz, void *)
{
static u8int addr;
uintptr basemem, extmem;
static int cmosinit;
int i, s;
Tm *tm;
if(cmosinit == 0){
basemem = gavail(gptr(0, 0)) >> 10;
if(basemem > 640) basemem = 640;
extmem = gavail(gptr(1<<20, 0)) >> 10;
if(extmem >= 65535) extmem = 65535;
cmos[0x15] = basemem;
cmos[0x16] = basemem >> 8;
cmos[0x17] = extmem;
cmos[0x18] = extmem >> 8;
s = 0;
for(i = 0x10; i < 0x2e; i++)
s += cmos[i];
cmos[0x2e] = s >> 8;
cmos[0x2f] = s;
cmosinit = 1;
}
if(sz != 1) vmerror("rtc: access size %d != 1", sz);
val = (u8int) val;
switch(isin << 16 | port){
case 0x70: addr = val; return 0;
case 0x71:
switch(addr){
case 0xa: cmos[addr] = val & 0x7f; rtcset(); break;
case 0xb: cmos[addr] = val | 2; rtcadvance(); break;
case 0xc: case 0xd: goto no;
default:
if(addr < nelem(cmos))
cmos[addr] = val;
else no:
vmerror("rtc: write to unknown address %#x (val=%#x)", addr, val);
return 0;
}
case 0x10070: return addr;
case 0x10071:
tm = gmtime(time(nil));
switch(addr){
case 0x00: return bcd(cmos[0xb], tm->sec);
case 0x02: return bcd(cmos[0xb], tm->min);
case 0x04: return bcd(cmos[0xb], tm->hour);
case 0x06: return bcd(cmos[0xb], tm->wday + 1);
case 0x07: return bcd(cmos[0xb], tm->mday);
case 0x08: return bcd(cmos[0xb], tm->mon + 1);
case 0x09: return bcd(cmos[0xb], tm->year % 100);
case 0x0c:
i = cmos[0xc] | ((cmos[0xc] & cmos[0xb] & 0x70) != 0) << 7;
cmos[0xc] = 0;
rtcset();
return i;
case 0x32: return bcd(cmos[0xb], tm->year / 100 + 19);
default:
if(addr < nelem(cmos))
return cmos[addr];
vmerror("rtc: read from unknown address %#x", addr);
return 0;
}
}
return iowhine(isin, port, val, sz, "rtc");
}
typedef struct Pic Pic;
struct Pic {
enum {
AEOI = 1,
ROTAEOI = 2,
MASKMODE = 4,
POLL = 8,
READSR = 16,
} flags;
u8int lines;
u8int irr, isr;
u8int imr;
u8int elcr;
u8int init;
u8int prio;
u8int base;
} pic[2];
int irqactive = -1;
static u8int
picprio(u8int v, u8int p, u8int *n)
{
p++;
v = v >> p | v << 8 - p;
v &= -v;
v = v << p | v >> 8 - p;
if(n != nil)
*n = ((v & 0xf0) != 0) << 2 | ((v & 0xcc) != 0) << 1 | (v & 0xaa) != 0;
return v;
}
static u8int
piccheck(Pic *p, u8int *n)
{
u8int s;
s = p->isr;
if((p->flags & MASKMODE) != 0 && p->imr != 0)
s = 0;
return picprio(p->irr & ~p->imr | s, p->prio, n) & ~s;
}
static void
picaeoi(Pic *p, u8int b)
{
if((p->flags & AEOI) == 0)
return;
p->isr &= ~(1<<b);
if((p->flags & ROTAEOI) != 0)
p->prio = b;
}
static void
picupdate(Pic *p)
{
u8int m, n;
if(p->init != 4) return;
m = piccheck(p, &n);
if(p == &pic[1])
irqline(2, m != 0);
else{
if(m != 0 && n == 2){
m = piccheck(&pic[1], &n);
n |= pic[1].base;
}else
n |= p->base;
if(m != 0 && irqactive != n){
if(ctl("irq %d", n) < 0)
sysfatal("ctl: %r");
if(state == VMHALT)
state = VMRUNNING;
irqactive = n;
}else if(m == 0 && irqactive >= 0){
if(ctl("irq") < 0)
sysfatal("ctl: %r");
irqactive = -1;
}
}
}
void
irqline(int n, int s)
{
Pic *p;
u8int ol, m;
assert(n >= 0 && n <= 15);
p = &pic[n / 8];
n %= 8;
ol = p->lines;
m = 1<<n;
switch(s){
case 1: case IRQLLOHI: p->lines |= m; break;
case 0: p->lines &= ~m; break;
case IRQLTOGGLE: p->lines ^= m; break;
default: assert(0);
}
if((p->elcr & m) != 0)
p->irr = p->irr & ~m | ~p->lines & m;
else
p->irr |= p->lines & ~ol & m;
if(s == IRQLLOHI && (p->elcr & m) == 0)
p->irr |= m;
picupdate(p);
}
void
irqack(int n)
{
Pic *p;
extern int nextexit;
irqactive = -1;
if((n & ~7) == pic[0].base)
p = &pic[0];
else if((n & ~7) == pic[1].base)
p = &pic[1];
else
return;
if(p == &pic[1]){
irqack(pic[0].base + 2);
irqline(2, 0);
}
n &= 7;
p->irr &= ~(1<<n);
p->isr |= 1<<n;
picaeoi(p, n);
picupdate(p);
}
void
elcr(u16int a)
{
pic[0].elcr = a;
pic[1].elcr = a >> 8;
}
static u32int
picio(int isin, u16int port, u32int val, int sz, void *)
{
Pic *p;
u8int m, b;
p = &pic[(port & 0x80) != 0];
val = (u8int)val;
switch(isin << 16 | port){
case 0x20:
case 0xa0:
if((val & 1<<4) != 0){ /* ICW1 */
if(irqactive >= 0){
if(ctl("irq") < 0)
sysfatal("ctl: %r");
irqactive = -1;
}
p->irr = 0;
p->isr = 0;
p->imr = 0;
p->prio = 7;
p->flags = 0;
if((val & 0x0b) != 0x01) vmerror("PIC%zd ICW1 with unsupported value %#ux", p-pic, (u32int)val);
p->init = 1;
return 0;
}
if((val & 0x18) == 0){ /* OCW2 */
switch(val >> 5){
case 0: /* rotate in automatic eoi mode (clear) */
p->flags &= ~ROTAEOI;
break;
case 1: /* non-specific eoi command */
p->isr &= ~picprio(p->isr, p->prio, nil);
break;
case 2: /* no operation */
break;
case 3: /* specific eoi command */
p->isr &= ~(1<<(val & 7));
break;
case 4: /* rotate in automatic eoi mode (set) */
p->flags |= ROTAEOI;
break;
case 5: /* rotate on non-specific eoi command */
p->isr &= ~picprio(p->isr, p->prio, &p->prio);
break;
case 6: /* set priority */
p->prio = val & 7;
break;
case 7: /* rotate on specific eoi command */
p->isr &= ~(1<<(val & 7));
p->prio = val & 7;
break;
}
picupdate(p);
return 0;
}
if((val & 0x98) == 8){ /* OCW3 */
if((val & 0x40) != 0)
if((val & 0x20) != 0)
p->flags |= MASKMODE;
else
p->flags &= ~MASKMODE;
if((val & 4) != 0)
p->flags |= POLL;
if((val & 2) != 0)
if((val & 10) != 0)
p->flags |= READSR;
else
p->flags &= ~READSR;
picupdate(p);
}
return 0;
case 0x21:
case 0xa1:
switch(p->init){
default:
vmerror("write to PIC%zd in init=%d state", p-pic, p->init);
return 0;
case 1:
p->base = val;
p->init = 2;
return 0;
case 2:
if(p == &pic[0] && val != 4 || p == &pic[1] && val != 2)
vmerror("PIC%zd ICW3 with unsupported value %#ux", p-pic, val);
p->init = 3;
return 0;
case 3:
if((val & 0xfd) != 1) vmerror("PIC%zd ICW4 with unsupported value %#ux", p-pic, val);
if((val & 2) != 0) p->flags |= AEOI;
p->init = 4;
picupdate(p);
return 0;
case 0:
case 4:
p->imr = val;
picupdate(p);
return 0;
}
break;
case 0x10020:
case 0x100a0:
if((p->flags & READSR) != 0)
return p->isr;
if((p->flags & POLL) != 0){
p->flags &= ~POLL;
m = piccheck(p, &b);
if(m != 0){
p->irr &= ~m;
p->isr |= m;
picaeoi(p, b);
picupdate(p);
return 1<<7 | b;
}
return 0;
}
return p->irr;
case 0x10021:
case 0x100a1:
return p->imr;
case 0x4d0:
case 0x4d1:
pic[port & 1].elcr = val;
return 0;
case 0x104d0:
case 0x104d1:
return pic[port & 1].elcr;
}
return iowhine(isin, port, val, sz, "pic");
}
typedef struct PITChannel PITChannel;
struct PITChannel {
u8int mode;
u8int bcd;
u8int access;
u8int state;
u16int count, reload;
int latch;
enum { READLO, READHI, READLATLO, READLATHI } readstate;
u8int writestate;
vlong lastnsec;
u8int output;
};
PITChannel pit[3] = {
[0] { .state 1 },
};
u8int port61;
enum { PERIOD = 838 };
void
settimer(vlong targ)
{
extern vlong timerevent;
extern Lock timerlock;
extern int timerid;
int sendint;
sendint = 0;
lock(&timerlock);
if(targ < timerevent){
timerevent = targ;
sendint = 1;
}
unlock(&timerlock);
if(sendint)
threadint(timerid);
}
static void
pitout(int n, int v)
{
if(n == 0)
irqline(0, v);
switch(v){
case IRQLLOHI: case 1: pit[n].output = 1; break;
case 0: pit[n].output = 0; break;
case IRQLTOGGLE: pit[n].output ^= 1; break;
}
}
void
pitadvance(void)
{
int i;
int nc;
PITChannel *p;
vlong nt, t;
int rel;
for(i = 0; i < 3; i++){
p = &pit[i];
nt = nanosec();
t = nt - p->lastnsec;
p->lastnsec = nt;
switch(p->mode){
case 0:
if(p->state != 0){
nc = t / PERIOD;
if(p->count <= nc)
pitout(i, 1);
p->count -= nc;
p->lastnsec -= t % PERIOD;
if(!p->output)
settimer(p->lastnsec + p->count * PERIOD);
}
break;
case 2:
if(p->state != 0){
nc = t / PERIOD;
if(p->count == 0 || p->count - 1 > nc)
p->count -= nc;
else{
rel = p->reload - 1;
if(rel <= 0) rel = 65535;
nc -= p->count - 1;
nc %= rel;
p->count = rel - nc + 1;
pitout(i, IRQLLOHI);
}
p->lastnsec -= t % PERIOD;
settimer(p->lastnsec + p->count * PERIOD);
}
break;
case 3:
if(p->state != 0){
nc = 2 * (t / PERIOD);
if(p->count > nc)
p->count -= nc;
else{
rel = p->reload;
if(rel <= 1) rel = 65536;
nc -= p->count;
nc %= rel;
p->count = rel - nc;
pitout(i, IRQLTOGGLE);
}
p->lastnsec -= t % PERIOD;
settimer(p->lastnsec + p->count / 2 * PERIOD);
}
break;
}
}
}
static void
pitsetreload(int n, int hi, u8int v)
{
PITChannel *p;
p = &pit[n];
if(hi)
p->reload = p->reload >> 8 | v << 8;
else
p->reload = p->reload & 0xff00 | v;
switch(p->mode){
case 0:
pitout(n, 0);
if(p->access != 3 || hi){
p->count = p->reload;
p->state = 1;
p->lastnsec = nanosec();
settimer(p->lastnsec + p->count * PERIOD);
}else
p->state = 0;
break;
case 2:
case 3:
if(p->state == 0 && (p->access != 3 || hi)){
p->count = p->reload;
p->state = 1;
p->lastnsec = nanosec();
pitadvance();
}
break;
default:
vmerror("PIT reload in mode %d not implemented", p->mode);
break;
}
}
static u32int
pitio(int isin, u16int port, u32int val, int sz, void *)
{
int n;
val = (u8int) val;
pitadvance();
switch(isin << 16 | port){
case 0x10040:
case 0x10041:
case 0x10042:
n = port & 3;
switch(pit[n].readstate){
case READLO:
if(pit[n].access == 3)
pit[n].readstate = READHI;
return pit[n].count;
case READHI:
if(pit[n].access == 3)
pit[n].readstate = READLO;
return pit[n].count >> 8;
case READLATLO:
pit[n].readstate = READLATHI;
return pit[n].latch;
case READLATHI:
pit[n].readstate = pit[n].access == 1 ? READHI : READLO;
return pit[n].latch >> 8;
}
return 0;
case 0x10061: return port61 | pit[2].output << 5;
case 0x40:
case 0x41:
case 0x42:
n = port & 3;
switch(pit[n].writestate){
case READLO:
if(pit[n].access == 3)
pit[n].writestate = READHI;
pitsetreload(n, 0, val);
break;
case READHI:
if(pit[n].access == 3)
pit[n].writestate = READLO;
pitsetreload(n, 1, val);
break;
}
return 0;
case 0x43:
n = val >> 6;
if(n == 3) return 0;
if((val & ~0xc0) == 0){
pit[n].latch = pit[n].count;
pit[n].readstate = READLATLO;
}else{
pit[n].mode = val >> 1 & 7;
pit[n].access = val >> 4 & 3;
pit[n].bcd = val & 1;
if(pit[n].bcd != 0)
vmerror("pit: bcd mode not implemented");
switch(pit[n].mode){
case 0: case 2: case 3: break;
default: vmerror("pit: mode %d not implemented", pit[n].mode);
}
pit[n].state = 0;
pit[n].count = 0;
pit[n].reload = 0;
pit[n].readstate = pit[n].access == 1 ? READHI : READLO;
pit[n].writestate = pit[n].access == 1 ? READHI : READLO;
pit[n].lastnsec = nanosec();
switch(pit[n].mode){
case 0:
pitout(n, 0);
break;
default:
pitout(n, 1);
}
}
return 0;
case 0x61:
port61 = port61 & 0xf0 | val & 0x0f;
return 0;
}
return iowhine(isin, port, val, sz, "pit");
}
typedef struct I8042 I8042;
struct I8042 {
u8int cfg, stat, oport;
int cmd;
u16int buf; /* |0x100 == kbd, |0x200 == mouse, |0x400 == cmd */
} i8042 = {
.cfg 0x74,
.stat 0x10,
.oport 0x01,
.cmd -1,
};
Channel *kbdch, *mousech;
u8int mouseactive;
typedef struct PCKeyb PCKeyb;
struct PCKeyb {
u8int buf[64];
u8int bufr, bufw;
u8int actcmd;
u8int quiet;
} kbd;
typedef struct PCMouse PCMouse;
struct PCMouse {
Mouse;
u8int gotmouse;
enum {
MOUSERESET,
MOUSESTREAM,
MOUSEREMOTE,
MOUSEREP = 0x10,
MOUSEWRAP = 0x20,
} state;
u8int buf[64];
u8int bufr, bufw;
u8int actcmd, id;
u8int scaling21, res;
u8int ratepp, ratep, rate;
int scroll;
} mouse = {
.res = 2,
.rate = 100
};
#define keyputc(c) kbd.buf[kbd.bufw++ & 63] = (c)
#define mouseputc(c) mouse.buf[mouse.bufw++ & 63] = (c)
static void
i8042putbuf(u16int val)
{
i8042.buf = val;
i8042.stat = i8042.stat & ~0x20 | val >> 4 & 0x20;
if((i8042.cfg & 1) != 0 && (val & 0x100) != 0){
irqline(1, 1);
i8042.oport |= 0x10;
}
if((i8042.cfg & 2) != 0 && (val & 0x200) != 0){
irqline(12, 1);
i8042.oport |= 0x20;
}
if(val == 0){
irqline(1, 0);
irqline(12, 0);
i8042.oport &= ~0x30;
i8042.stat &= ~1;
i8042kick(nil);
}else
i8042.stat |= 1;
}
static void
kbdcmd(u8int val)
{
switch(kbd.actcmd){
case 0xf0: /* set scancode set */
keyputc(0xfa);
if(val == 0) keyputc(1);
kbd.actcmd = 0;
break;
case 0xed: /* set leds */
keyputc(0xfa);
kbd.actcmd = 0;
break;
default:
switch(val){
case 0xed: case 0xf0: kbd.actcmd = val; keyputc(0xfa); break;
case 0xff: keyputc(0xfa); keyputc(0xaa); break; /* reset */
case 0xf5: kbd.quiet = 1; keyputc(0xfa); break; /* disable scanning */
case 0xf4: kbd.quiet = 0; keyputc(0xfa); break; /* enable scanning */
case 0xf2: keyputc(0xfa); keyputc(0xab); keyputc(0x41); break; /* keyboard id */
case 0xee: keyputc(0xee); break; /* echo */
default:
vmdebug("unknown kbd command %#ux", val);
keyputc(0xfe);
}
}
i8042kick(nil);
}
static void
updatemouse(void)
{
Mouse m;
while(nbrecv(mousech, &m) > 0){
mouse.xy = addpt(mouse.xy, m.xy);
mouse.buttons = m.buttons;
if(m.buttons & 24)
mouse.scroll += (m.buttons>>2 & 6) - 3;
mouse.gotmouse = 1;
}
}
static void
clearmouse(void)
{
updatemouse();
mouse.xy = Pt(0, 0);
mouse.scroll = 0;
mouse.gotmouse = 0;
}
static void
mousepacket(int force)
{
int dx, dy, dz;
u8int b0;
updatemouse();
if(!mouse.gotmouse && !force)
return;
dx = mouse.xy.x;
dy = -mouse.xy.y;
dz = MIN(7, MAX(-8, mouse.scroll));
b0 = 8;
if((ulong)(dx + 256) > 511) dx = dx >> 31 ^ 0xff;
if((ulong)(dy + 256) > 511) dy = dy >> 31 ^ 0xff;
b0 |= dx >> 5 & 0x10 | dy >> 4 & 0x20;
b0 |= (mouse.buttons * 0x111 & 0x421) % 7;
mouseputc(b0);
mouseputc((u8int)dx);
mouseputc((u8int)dy);
if(mouse.id == 3)
mouseputc((u8int)dz);
mouse.xy.x -= dx;
mouse.xy.y += dy;
mouse.scroll -= dz;
mouse.gotmouse = mouse.xy.x != 0 || mouse.xy.y != 0 || mouse.scroll != 0;
}
static void
mousedefaults(void)
{
clearmouse();
mouse.res = 2;
mouse.rate = 100;
}
static void
mousecmd(u8int val)
{
if((mouse.state & MOUSEWRAP) != 0 && val != 0xec && val != 0xff){
mouseputc(val);
i8042kick(nil);
return;
}
switch(mouse.actcmd){
case 0xe8: /* set resolution */
mouse.res = val;
mouseputc(0xfa);
mouse.actcmd = 0;
break;
case 0xf3: /* set sampling rate */
mouse.ratepp = mouse.ratep;
mouse.ratep = mouse.rate;
mouse.rate = val;
if(mouse.ratepp == 200 && mouse.ratep == 100 && mouse.rate == 80)
mouse.id = 3; /* magic sequence for IntelliMouse */
mouseputc(0xfa);
mouse.actcmd = 0;
break;
default:
switch(val){
case 0xf3: case 0xe8: mouseputc(0xfa); mouse.actcmd = val; break;
case 0xff: mouseputc(0xfa); mousedefaults(); mouse.state = MOUSERESET; break; /* reset */
case 0xf6: mouseputc(0xfa); mousedefaults(); mouse.state = mouse.state & ~0xf | MOUSESTREAM; break; /* set defaults */
case 0xf5: mouseputc(0xfa); clearmouse(); if((mouse.state&0xf) == MOUSESTREAM) mouse.state &= ~MOUSEREP; break; /* disable reporting */
case 0xf4: mouseputc(0xfa); clearmouse(); if((mouse.state&0xf) == MOUSESTREAM) mouse.state |= MOUSEREP; break; /* enable reporting */
case 0xf2: mouseputc(0xfa); mouseputc(mouse.id); clearmouse(); break; /* report device id */
case 0xf0: mouseputc(0xfa); clearmouse(); mouse.state = mouse.state & ~0xf | MOUSEREMOTE; break; /* set remote mode */
case 0xee: mouseputc(0xfa); clearmouse(); mouse.state |= MOUSEWRAP; break; /* set wrap mode */
case 0xec: mouseputc(0xfa); clearmouse(); mouse.state &= ~MOUSEWRAP; break; /* reset wrap mode */
case 0xeb: mouseputc(0xfa); mousepacket(1); break; /* read data */
case 0xea: mouseputc(0xfa); clearmouse(); mouse.state = mouse.state & ~0xf | MOUSESTREAM; break; /* set stream mode */
case 0xe9: /* status request */
mouseputc(0xfa);
mouseputc(((mouse.state & 0xf) == MOUSEREMOTE) << 6 | ((mouse.state & MOUSEREP) != 0) << 5 | mouse.scaling21 << 4 | (mouse.buttons * 0x111 & 0x142) % 7);
mouseputc(mouse.res);
mouseputc(mouse.rate);
break;
case 0xe7: mouseputc(0xfa); mouse.scaling21 = 1; break; /* set 2:1 scaling */
case 0xe6: mouseputc(0xfa); mouse.scaling21 = 0; break; /* set 1:1 scaling */
case 0x88: case 0x00: case 0x0a: /* sentelic & cypress */
case 0xe1: /* trackpoint */
mouseputc(0xfe);
break;
default: vmerror("unknown mouse command %#ux", val); mouseputc(0xfe);
}
}
i8042kick(nil);
}
static void
mousekick(void)
{
switch(mouse.state){
case MOUSERESET:
mouseputc(0xaa);
mouseputc(0);
mouse.state = MOUSESTREAM;
break;
case MOUSESTREAM | MOUSEREP:
if(mouse.actcmd == 0)
mousepacket(0);
break;
}
}
void
i8042kick(void *)
{
ulong ch;
if((i8042.cfg & 0x10) == 0 && i8042.buf == 0)
if(kbd.bufr != kbd.bufw)
i8042putbuf(0x100 | kbd.buf[kbd.bufr++ & 63]);
else if(!kbd.quiet && nbrecv(kbdch, &ch) > 0)
i8042putbuf(0x100 | (u8int)ch);
if((i8042.cfg & 0x20) == 0 && i8042.buf == 0){
if(mouse.bufr == mouse.bufw)
mousekick();
if(mouse.bufr != mouse.bufw)
i8042putbuf(0x200 | mouse.buf[mouse.bufr++ & 63]);
}
}
static u32int
i8042io(int isin, u16int port, u32int val, int sz, void *)
{
int rc;
val = (u8int)val;
switch(isin << 16 | port){
case 0x60:
i8042.stat &= ~8;
switch(i8042.cmd){
case 0x60: i8042.cfg = val; mouseactive = (val & 0x20) == 0; break;
case 0xd1:
i8042.oport = val;
irqline(1, i8042.oport >> 4 & 1);
irqline(12, i8042.oport >> 5 & 1);
break;
case 0xd2: i8042putbuf(0x100 | val); break;
case 0xd3: i8042putbuf(0x200 | val); break;
case 0xd4: mousecmd(val); break;
case -1: kbdcmd(val); break;
}
i8042.cmd = -1;
return 0;
case 0x10060:
i8042kick(nil);
rc = i8042.buf;
i8042putbuf(0);
return rc;
case 0x64:
i8042.stat |= 8;
switch(val){
case 0x20: i8042putbuf(0x400 | i8042.cfg); return 0;
case 0xa1: i8042putbuf(0x4f1); return 0; /* no keyboard password */
case 0xa7: i8042.cfg |= 1<<5; mouseactive = 0; return 0;
case 0xa8: i8042.cfg &= ~(1<<5); mouseactive = 1; return 0;
case 0xa9: i8042putbuf(0x400); return 0; /* test second port */
case 0xaa: i8042putbuf(0x455); return 0; /* test controller */
case 0xab: i8042putbuf(0x400); return 0; /* test first port */
case 0xad: i8042.cfg |= 1<<4; return 0;
case 0xae: i8042.cfg &= ~(1<<4); return 0;
case 0xd0: i8042putbuf(0x400 | i8042.oport); return 0;
case 0x60: case 0xd1: case 0xd2: case 0xd3: case 0xd4:
i8042.cmd = val;
return 0;
case 0xf0: case 0xf2: case 0xf4: case 0xf6: /* pulse reset line */
case 0xf8: case 0xfa: case 0xfc: case 0xfe:
sysfatal("i8042: system reset");
case 0xf1: case 0xf3: case 0xf5: case 0xf7: /* no-op */
case 0xf9: case 0xfb: case 0xfd: case 0xff:
return 0;
}
vmerror("unknown i8042 command %#ux", val);
return 0;
case 0x10064:
i8042kick(nil);
return i8042.stat | i8042.cfg & 4;
}
return iowhine(isin, port, val, sz, "i8042");
}
typedef struct UART UART;
struct UART {
u8int ier, fcr, lcr, lsr, mcr, scr, dll, dlh;
u8int rbr, tbr;
enum {
UARTTXIRQ = 2,
UARTRXIRQ = 1,
} irq;
int infd, outfd;
Channel *inch, *outch;
} uart[2] = { { .lsr = 0x60 }, { .lsr = 0x60 } };
static void
uartkick(UART *p)
{
char c;
irqline(4 - (p - uart), (p->irq & p->ier) != 0);
if((p->irq & UARTRXIRQ) == 0 && p->inch != nil && nbrecv(p->inch, &c) > 0){
p->rbr = c;
p->irq |= UARTRXIRQ;
}
if((p->lsr & 1<<5) == 0){
if(p->outch == nil){
p->lsr |= 3<<5;
p->irq |= UARTTXIRQ;
}else if(nbsend(p->outch, &p->tbr) > 0){
p->tbr = 0;
p->lsr |= 3<<5;
p->irq |= UARTTXIRQ;
}
}
irqline(4 - (p - uart), (p->irq & p->ier) != 0);
}
static u32int
uartio(int isin, u16int port, u32int val, int sz, void *)
{
UART *p;
int rc;
if((port & 0xff8) == 0x3f8) p = &uart[0];
else if((port & 0xff8) == 0x2f8) p = &uart[1];
else return 0;
val = (u8int) val;
switch(isin << 4 | port & 7){
case 0x00:
if((p->lcr & 1<<7) != 0)
p->dll = val;
else{ /* transmit byte */
if((p->mcr & 1<<4) != 0){
p->irq |= UARTRXIRQ;
p->rbr = val;
p->lsr |= 3<<5;
}else{
p->tbr = val;
p->lsr &= ~(3<<5);
p->irq &= ~UARTTXIRQ;
}
uartkick(p);
}
return 0;
case 0x01:
if((p->lcr & 1<<7) != 0)
p->dlh = val;
else
p->ier = val & 15;
return 0;
case 0x02: p->fcr = val; return 0;
case 0x03: p->lcr = val; return 0;
case 0x04: p->mcr = val & 0x1f; return 0;
case 0x07: p->scr = val; return 0;
case 0x10:
if((p->lcr & 1<<7) != 0) return p->dll;
p->irq &= ~UARTRXIRQ;
rc = p->rbr;
uartkick(p);
return rc;
case 0x11:
if((p->lcr & 1<<7) != 0) return p->dlh;
return p->ier;
case 0x12:
rc = 0;
uartkick(p);
if((p->irq & UARTRXIRQ) != 0)
return rc | 4;
else if((p->irq & UARTTXIRQ) != 0){
p->irq &= ~UARTTXIRQ;
uartkick(p);
return rc | 2;
}else
return rc | 1;
case 0x13: return p->lcr;
case 0x14: return p->mcr;
case 0x15:
uartkick(p);
rc = p->lsr; /* line status */
if((p->irq & UARTRXIRQ) != 0)
rc |= 1;
return rc;
case 0x16: /* modem status */
if((p->mcr & 0x10) != 0)
return (p->mcr << 1 & 2 | p->mcr >> 1 & 1 | p->mcr & 0xc) << 4;
return 0x90; /* DCD + CTS asserted */
case 0x17: return p->scr;
}
return iowhine(isin, port, val, sz, "uart");
}
static void
uartrxproc(void *uv)
{
UART *u;
char buf[128], *p;
int rc;
int eofctr;
threadsetname("uart rx");
u = uv;
eofctr = 0;
for(;;){
rc = read(u->infd, buf, sizeof(buf));
if(rc < 0){
vmerror("read(uartrx): %r");
threadexits("read: %r");
}
if(rc == 0){
if(++eofctr == 100){ /* keep trying but give up eventually */
vmerror("read(uartrx): eof");
threadexits("read: eof");
}
continue;
}else eofctr = 0;
for(p = buf; p < buf + rc; p++){
send(u->inch, p);
sendnotif((void(*)(void*))uartkick, u);
}
}
}
static void
uarttxproc(void *uv)
{
UART *u;
char buf[128], *p;
threadsetname("uart tx");
u = uv;
for(;;){
p = buf;
recv(u->outch, p);
p++;
sendnotif((void(*)(void*))uartkick, u);
sleep(1);
while(sendnotif((void(*)(void*))uartkick, u), p < buf+sizeof(buf) && nbrecv(u->outch, p) > 0)
p++;
if(write(u->outfd, buf, p - buf) < p - buf)
vmerror("write(uarttx): %r");
}
}
void
uartinit(int n, char *cfg)
{
char *p, *infn, *outfn;
p = strchr(cfg, ',');
if(p == nil){
infn = cfg;
outfn = cfg;
}else{
*p = 0;
infn = cfg;
outfn = p + 1;
}
if(infn != nil && *infn != 0){
uart[n].infd = open(infn, OREAD);
if(uart[n].infd < 0)
sysfatal("open: %r");
uart[n].inch = chancreate(sizeof(char), 256);
proccreate(uartrxproc, &uart[n], 4096);
}
if(outfn != nil && *outfn != 0){
uart[n].outfd = open(outfn, OWRITE);
if(uart[n].outfd < 0)
sysfatal("open: %r");
uart[n].outch = chancreate(sizeof(char), 256);
proccreate(uarttxproc, &uart[n], 4096);
}
}
/* floppy dummy controller */
typedef struct Floppy Floppy;
struct Floppy {
u8int dor;
u8int dump, irq;
u8int fdc;
u8int inq[16];
u8int inqr, inqw;
} fdc;
#define fdcputc(c) (fdc.inq[fdc.inqw++ & 15] = (c))
static void
fdccmd(u8int val)
{
vmdebug("fdc: cmd %#x", val);
switch(val){
case 0x03:
fdc.dump = 2;
break;
case 0x07:
fdc.dump = 1;
fdc.irq = 1;
break;
case 0x08:
irqline(6, 0);
fdcputc(0x80);
fdcputc(0);
break;
default:
vmerror("unknown fdc command %.2x", val);
}
}
static u32int
fdcio(int isin, u16int port, u32int val, int sz, void *)
{
u8int rc;
if(sz != 1) vmerror("fdc: access size %d != 1", sz);
val = (u8int) val;
switch(isin << 4 | port & 7){
case 0x02: fdc.dor = val; return 0;
case 0x05:
if(fdc.dump > 0){
if(--fdc.dump == 0 && fdc.inqr == fdc.inqw && fdc.irq != 0){
irqline(6, 1);
fdc.irq = 0;
}
}else if(fdc.inqr == fdc.inqw)
fdccmd(val);
return 0;
case 0x12: return fdc.dor;
case 0x14:
rc = 0x80;
if(fdc.dump == 0 && fdc.inqr != fdc.inqw)
rc |= 0x40;
if(fdc.dump != 0 || fdc.inqr != fdc.inqw)
rc |= 0x10;
return rc;
case 0x15:
if(fdc.dump == 0 && fdc.inqr != fdc.inqw)
return fdc.inq[fdc.inqr++ & 15];
return 0;
}
return iowhine(isin, port, val, sz, "fdc");
}
static u32int
nopio(int, u16int, u32int, int, void *)
{
return -1;
}
u32int
iowhine(int isin, u16int port, u32int val, int sz, void *mod)
{
if(isin)
vmdebug("%s%sread from unknown i/o port %#ux ignored (sz=%d, pc=%#ullx)", mod != nil ? mod : "", mod != nil ? ": " : "", port, sz, rget(RPC));
else
vmdebug("%s%swrite to unknown i/o port %#ux ignored (val=%#ux, sz=%d, pc=%#ullx)", mod != nil ? mod : "", mod != nil ? ": " : "", port, val, sz, rget(RPC));
return -1;
}
typedef struct IOHandler IOHandler;
struct IOHandler {
u16int lo, hi;
u32int (*io)(int, u16int, u32int, int, void *);
void *aux;
};
u32int vgaio(int, u16int, u32int, int, void *);
u32int pciio(int, u16int, u32int, int, void *);
u32int vesaio(int, u16int, u32int, int, void *);
u32int ideio(int, u16int, u32int, int, void *);
IOHandler handlers[] = {
0x20, 0x21, picio, nil,
0x40, 0x43, pitio, nil,
0x70, 0x71, rtcio, nil,
0xa0, 0xa1, picio, nil,
0x60, 0x60, i8042io, nil,
0x61, 0x61, pitio, nil, /* pc speaker */
0x64, 0x64, i8042io, nil,
0x2f8, 0x2ff, uartio, nil,
0x3b0, 0x3bb, vgaio, nil,
0x3c0, 0x3df, vgaio, nil,
0x3f8, 0x3ff, uartio, nil,
0x4d0, 0x4d1, picio, nil,
0xcf8, 0xcff, pciio, nil,
0xfee0, 0xfeef, vesaio, nil,
0x170, 0x177, ideio, nil, /* ide secondary */
0x376, 0x376, ideio, nil, /* ide secondary (aux) */
0x1f0, 0x1f7, ideio, nil, /* ide primary */
0x3f6, 0x3f6, ideio, nil, /* ide primary (aux) */
0x3f0, 0x3f7, fdcio, nil, /* floppy */
0x080, 0x080, nopio, nil, /* dma -- used by linux for delay by dummy write */
0x084, 0x084, nopio, nil, /* dma -- used by openbsd for delay by dummy read */
0x100, 0x110, nopio, nil, /* elnk3 */
0x240, 0x25f, nopio, nil, /* ne2000 */
0x278, 0x27a, nopio, nil, /* LPT1 / ISA PNP */
0x280, 0x29f, nopio, nil, /* ne2000 */
0x2e8, 0x2ef, nopio, nil, /* COM4 */
0x300, 0x31f, nopio, nil, /* ne2000 */
0x320, 0x32f, nopio, nil, /* etherexpress */
0x330, 0x33f, nopio, nil, /* uha scsi */
0x340, 0x35f, nopio, nil, /* adaptec scsi */
0x360, 0x373, nopio, nil, /* isolan */
0x378, 0x37a, nopio, nil, /* LPT1 */
0x3e0, 0x3e5, nopio, nil, /* cardbus or isa pci bridges */
0x3e8, 0x3ef, nopio, nil, /* COM3 */
0x650, 0x65f, nopio, nil, /* 3c503 ethernet */
0x778, 0x77a, nopio, nil, /* LPT1 (ECP) */
0xa79, 0xa79, nopio, nil, /* isa pnp */
};
static u32int
io0(int dir, u16int port, u32int val, int size)
{
IOHandler *h;
extern PCIBar iobars;
PCIBar *p;
for(h = handlers; h < handlers + nelem(handlers); h++)
if(port >= h->lo && port <= h->hi)
return h->io(dir, port, val, size, h->aux);
for(p = iobars.busnext; p != &iobars; p = p->busnext)
if(port >= p->addr && port < p->addr + p->length)
return p->io(dir, port - p->addr, val, size, p->aux);
return iowhine(dir, port, val, size, nil);
}
u32int iodebug[32];
u32int
io(int isin, u16int port, u32int val, int sz)
{
int dbg;
dbg = port < 0x400 && (iodebug[port >> 5] >> (port & 31) & 1) != 0;
if(isin){
val = io0(isin, port, val, sz);
if(sz == 1) val = (u8int)val;
else if(sz == 2) val = (u16int)val;
if(dbg)
vmdebug("in %#.4ux <- %#.*ux", port, sz*2, val);
return val;
}else{
if(sz == 1) val = (u8int)val;
else if(sz == 2) val = (u16int)val;
io0(isin, port, val, sz);
if(dbg)
vmdebug("out %#.4ux <- %#.*ux", port, sz*2, val);
return 0;
}
}