ref: a968f9c8d403cb77599899309f1373a1b746d4bc
dir: /os/boot/rpcg/archrpcg.h/
/*
* values for RPXLite AW
*/
enum {
/* CS assignment */
BOOTCS = 0,
DRAM1 = 1,
/* CS2 is routed to expansion header */
BCSRCS = 3,
NVRAMCS = 4,
/* CS5 is routed to expansion header */
PCMCIA0CS = 6, /* select even bytes */
PCMCIA1CS = 7, /* select odd bytes */
};
/*
* BCSR bits (there are 4 8-bit registers that we access as ulong)
*/
enum {
EnableEnet = IBIT(0),
EnableXcrLB= IBIT(1),
DisableColTest= IBIT(2),
DisableFullDplx=IBIT(3),
LedOff= IBIT(4),
DisableUSB= IBIT(5),
HighSpdUSB= IBIT(6),
EnableUSBPwr= IBIT(7),
/* 8,9,10 unused */
PCCVCCMask= IBIT(12)|IBIT(13),
PCCVPPMask= IBIT(14)|IBIT(15),
PCCVCC0V= 0,
PCCVCC5V= IBIT(13),
PCCVCC3V= IBIT(12),
PCCVPP0V= 0,
PCCVPP5V= IBIT(14),
PCCVPP12V= IBIT(15),
PCCVPPHiZ= IBIT(14)|IBIT(15),
/* 16-23 NYI */
DipSwitchMask= IBIT(24)|IBIT(25)|IBIT(26)|IBIT(27),
DipSwitch0= IBIT(24),
DipSwitch1= IBIT(25),
DipSwitch2= IBIT(26),
DipSwitch3= IBIT(27),
/* bit 28 RESERVED */
FlashComplete= IBIT(29),
NVRAMBattGood= IBIT(30),
RTCBattGood= IBIT(31),
};