shithub: opus

Info  •  Files  •  Log  •  Branches

448518fb – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/25 12:14

Add some DRED decoding tests

c0cc80dc – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/25 08:35

s/master/main/ in gitlab script

dcce2fd4 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/24 18:37

Move all DRED encoding/decoding files to dnn/ dir

b589ab47 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/24 18:29

Silence warning about uninitialized float_api

522a2905 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/23 22:41

_mm_loadu_si23() needs immintrin.h on MSVC

4c760297 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/23 11:15

Fixing Neon when vmlaq_lane_f32() is a macro

a17c2948 – Michael Klingbeil <klingm@amazon.com> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2024/02/23 06:56

add usage string for opus_demo dec_complexity

59dc75fa – Timothy B. Terriberry <tterribe@xiph.org> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2024/02/22 00:48

Rework 32-bit SSE loads yet again.

1186fb8e – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/22 20:53

Add Deep PLC/DRED/OSCE to random tests

6673e34b – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/22 12:56

Fix build on ARMv7

f1fc944b – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/22 12:27

Fix AVX2 dection

cf4e3a15 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/22 11:19

Bump DRED experimental version for 3e2a6b6

3e2a6b62 – Timothy B. Terriberry <tterribe@xiph.org> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2024/02/22 01:12

Add signaling for a maximum DRED quantizer.

2fff6437 – Timothy B. Terriberry <tterribe@xiph.org> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2024/02/22 01:12

Fix Doxygen warnings.

950d8bf1 – Timothy B. Terriberry <tterribe@xiph.org> authored on 2024/02/21 23:55

Remove some dead code.

9cf12e92 – Timothy B. Terriberry <tterribe@xiph.org> authored on 2024/02/21 23:49

Improve AVX2 compiler support detection.

833688e6 – Jan Buethe <jbuethe@amazon.de> authored on 2024/02/21 12:27

bit-exact overflow fixes in silk/arm/NSQ_del_dec_neon_intr.c

57901a67 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/20 15:54

opus_dred_parse() sets dred_end to 0 when no DRED

6ac0c871 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/20 12:49

Update weight-shrinking script

d9d0e729 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/20 09:23

Fixes an aliasing bug in opus_packet_pad()

ecc10d83 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/20 09:18

Add missing RESTORE_STACK in tests

001820bb – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/20 09:13

Fix NONTHREADSAFE_PSEUDOSTACK

512e6270 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/20 09:11

Silences gcc warning

b75bd48d – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/18 11:36

Remove training whitespace

5eeb5766 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/18 08:57

Instructions for reusing loss simulator

393d463f – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/17 09:20

Add lossgen_demo

a97151d3 – Xavier Claessens <xavier.claessens@collabora.com> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2024/02/16 13:18

meson: Increase slow tests timeout

8894546b – Giovanni Bajo <rasky@develer.com> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2023/12/29 07:06

dump_modes: add missing file to build

5e0bb53e – Chris Hold <Christoph.Hold@aalto.fi> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2024/02/15 10:06

Map 2 extra channels in 5th order HOA

965afac2 – Chris Hold <Christoph.Hold@aalto.fi> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2024/02/15 09:42

Provide 4th order HOA map 3 mixing and demixing

befc25fb – Jan Buethe <jbuethe@amazon.de> authored on 2024/02/16 13:51

fixed compiler warning when building without dred

db78df8c – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/06 17:11

Delaying new DRED data when just out of silence

c5117c5c – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/05 12:39

Add dred_end return value to opus_dred_parse()

1f53f1e0 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/05 09:24

Support for extra offset

183a8202 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/02 21:51

Refactoring: store all states

9f36bfc9 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/02 11:55

Chopping the oldest silence in a DRED payload

9b1da1fb – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/15 13:05

Fix missing dotprod optimization

367a487e – Jan Buethe <jbuethe@amazon.de> authored on 2024/02/15 10:39

hangover fix in osce/utils/pitch.py

46f9c9c6 – Jan Buethe <jbuethe@amazon.de> authored on 2024/02/15 10:30

re-dumped osce models with sparse=False

735117b6 – Jan Buethe <jbuethe@amazon.de> authored on 2024/02/15 10:25

disabled sparse option in osce export script

ffd1b0b1 – Chris Hold <Christoph.Hold@aalto.fi> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2024/01/11 12:10

Provide 5th order HOA map 3 mixing and demixing

6be3673c – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/14 12:35

More #ifdef around the dnn code

901c8548 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/14 06:51

Conditional include

dd0e2dc3 – Jan Buethe <jbuethe@amazon.de> authored on 2024/02/14 05:37

updated model

4b9d9b00 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/11 09:04

Fix check-asm for celt_fir_sse4_1()

3e69410e – Timothy B. Terriberry <tterribe@xiph.org> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2024/02/09 11:42

Fix OOB read in fixed-point NEON intrinsics.

d5031251 – Timothy B. Terriberry <tterribe@xiph.org> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2024/02/09 12:26

Add check-asm for fixed-point xcorr_kernel().

65b131ec – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/06 15:52

Add basic testing for Deep PLC, DRED, and OSCE

7070dfec – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/06 14:48

Make opus_packet_unpad() discard extensions too

17922c2a – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/06 10:48

Fix internal error on DRED

562587e9 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/06 10:38

Avoid size-zero OPUS_COPY() with NULL pointer

2582ca92 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/02 13:32

Allow wrap-around in silk_LPC_analysis_filter_avx2()

e12c7f58 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/02 10:07

Fix log(0) on silence for fixed-point

0e2d56d6 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/02/02 09:46

Add missing NULL pointer check

009d7412 – luzpaz <luzpaz@users.noreply.github.com> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2023/07/21 12:19

Fix various typos

f20575dd – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/01/31 16:52

Fix OSCE using uninitialized range coder for PLC

53c2313c – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/01/31 13:30

Fix lossgen shared build

6c8acc21 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/01/31 08:08

Avoid padding multi-frame DTX packets

648a9f24 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/01/31 08:07

Allow for DRED in DTX refresh packets

43508197 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/01/31 07:59

Handle the offset from the DRED frame id

f4ee2925 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/01/30 19:02

Fix frame separator parsing

0fed741a – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/01/30 16:53

Fix c90 build

468a693d – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/01/21 09:10

Cleanup previous commits

b778271d – Jean-Marc Valin <jmvalin@amazon.com> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2023/12/16 08:01

divide max payload too

073bec91 – Jean-Marc Valin <jmvalin@amazon.com> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2023/12/15 22:52

First shot at multi-frame CBR with DRED

fe86db66 – Jean-Marc Valin <jmvalin@amazon.com> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2023/12/17 14:03

More activity handling to opus_encode_native_process()

452abeea – Jean-Marc Valin <jmvalin@amazon.com> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2023/12/17 13:49

Handle rangeFinal, delay_compensation

fd88e223 – Jean-Marc Valin <jmvalin@amazon.com> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2023/12/15 20:54

Refactor multi-frame encoding to be non-recursive

f44069f5 – Jean-Marc Valin <jmvalin@amazon.com> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2023/12/15 12:48

Splitting opus_encode_native()

231caa37 – Jean-Marc Valin <jmvalin@amazon.com> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2023/12/19 17:12

Fix Hybrid CBR with DRED and CELT->SILK redundancy

b63e22cf – Jean-Marc Valin <jmvalin@amazon.com> authored and Jean-Marc Valin <jmvalin@jmvalin.ca> committed on 2023/12/18 20:55

Fix desync for CBR DRED

7b73c9bc – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/01/23 14:22

More DRED tuning

19dd96b3 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/01/21 22:29

Initial DRED tuning

7df2c67b – Jan Buethe <jbuethe@amazon.de> authored on 2024/01/23 12:10

fixes in osce python code

3499d0aa – Jan Buethe <jbuethe@amazon.de> authored on 2024/01/22 10:23

switched to smaller NoLACE model

ec04a94e – Jan Buethe <jbuethe@amazon.de> authored on 2024/01/22 10:12

bugfix in SilkFeatureNetPL

5f8201c7 – Jan Buethe <jbuethe@amazon.de> authored on 2024/01/22 10:12

OSCE_MAX_RNN_UNITS now derived from osce model parameters

6a9831a6 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/01/18 13:16

Remove run-time code for old TF2 models

1ddfcfd4 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/01/17 10:15

Using PyTorch model (same architecture for now)

e6992636 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/01/15 13:24

Improving PLC

299e38ca – Jan Buethe <jbuethe@amazon.de> authored on 2023/12/18 07:19

Updated LACE and NoLACE models to version 2

4f311a1a – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2024/01/16 21:26

PLC export script

26ddfd71 – Jean-Marc Valin <jmvalin@amazon.com> authored on 2024/01/15 13:10

PyTorch code for training the PLC model

6ad03ae0 – Jean-Marc Valin <jmvalin@jmvalin.ca> authored on 2023/12/22 15:14

Prevent overshoots from CELT PLC with prediction

bd2e9a34 – Jean-Marc Valin <jmvalin@amazon.com> authored on 2023/12/21 18:36

Add simulated loss to opus_demo

caca188b – Jean-Marc Valin <jmvalin@amazon.com> authored on 2023/12/21 18:05

Make loss simulator standalone

bd710e97 – Jean-Marc Valin <jmvalin@amazon.com> authored on 2023/12/21 16:30

C code for packet loss simulator

b923fd1e – Jean-Marc Valin <jmvalin@amazon.com> authored on 2023/12/21 13:01

lossgen: better training, README.md

c40add59 – Jean-Marc Valin <jmvalin@amazon.com> authored on 2023/12/21 11:57

lossgen: can now dump weights

627aa7f5 – Jean-Marc Valin <jmvalin@amazon.com> authored on 2023/12/21 10:34

Packet loss generation model

7d328f5b – Jan Buethe <jbuethe@amazon.de> authored and Jean-Marc Valin <jmvalin@amazon.com> committed on 2023/11/08 09:03

Merge LACE/NoLACE under OSCE framework

591c8bad – Jean-Marc Valin <jmvalin@amazon.com> authored on 2023/12/16 17:04

Initialize padding pointers to zero

12fbd811 – Michael Klingbeil <klingm@amazon.com> authored on 2023/12/15 10:48

use opus_(re)alloc and opus_free for dnn and DRED related functions

f5a1efdc – Michael Klingbeil <klingm@amazon.com> authored on 2023/12/13 16:39

handle extensions in opus_repacketizer_out_range_impl

6d7ae213 – Michael Klingbeil <klingm@amazon.com> authored on 2023/12/05 15:43

add extensions of the first frame of a multiframe packet

f27798da – Jean-Marc Valin <jmvalin@amazon.com> authored on 2023/12/05 11:58

Fix RESYNTH bit rot

c7bfc72d – Michael Klingbeil <klingm@amazon.com> authored on 2023/11/29 16:40

use vec_avx.h for MSVC builds

8090aaca – Michael Klingbeil <klingm@amazon.com> authored on 2023/11/29 15:02

don't redefine _mm_loadu_si32 on MSVC

88fc2937 – Jean-Marc Valin <jmvalin@amazon.com> authored on 2023/11/29 13:17

Defining __SSEx__ macros when needed for MSVC

f126bfc5 – Michael Klingbeil <klingm@amazon.com> authored on 2023/11/29 08:38

fix autogen.bat model download